




FIG. 1



2/13

FIG. 2A




FIG. 2B





FIG. 2C



3/13

FIG. 2D






FIG. 3

300



5/13

FIG. 4



The diagram illustrates a VLIW ALU slot instruction bus architecture, labeled 500. At the top, the "VLIW ALU SLOT INSTRUCTION BUS" (533) provides input to a register file (534) and an "ALU DECODE, RFI, & TRANSLATOR CONTROL" block (530). The register file (534) is divided into four sections: "OPCODE & CONTROL BITS", "Rt", "Rx", and "Ry". The "Rt" section (524) is connected to the "Rx RFI & TRANSLATOR" (516) and the "Rt RFI & TRANSLATOR" (518). The "Rx" section (526) is connected to the "Ry RFI & TRANSLATOR" (514) and the "Rt RFI & TRANSLATOR" (518). The "Ry" section (528) is connected to the "Ry RFI & TRANSLATOR" (514) and the "Rt RFI & TRANSLATOR" (518). The "OPCODE & CONTROL BITS" section (506) is connected to the "ALU DECODE, RFI, & TRANSLATOR CONTROL" block (530). The "ALU DECODE, RFI, & TRANSLATOR CONTROL" block (530) also receives an "RFI ENABLE" signal (532) and provides control signals (504, 508, 512) to the three RFI & TRANSLATOR blocks. Each RFI & TRANSLATOR block (514, 516, 518) outputs to a corresponding register (544, 546, 548) in a register stack (536). The register stack (536) contains registers R0, R1, ..., R31. The outputs of the register stack (Rx, Ry) are connected to the ALU (502). The ALU (502) also receives an "Rt" signal (530) from the register file (534) and produces the final result (500).

7/13

FIG. 6




FIG. 7A







FIG. 7B



10/13

FIG. 8A






FIG. 8B



12/13

**FIG. 9**



13/13




FIG. 10A




FIG. 10B